• Home
  • Logic Design
  • Down East Maine
  • Kahn House
  • Writing
  • Sailing
  • CV


  • Digital Video Lab Modules

  • DVLBP standard DVL backplane with sixteen 96-pin DINs, data and control come in on one set of 30 pins and leave on a different set;
  • DVLBP2 expanded capability DVL backplane with sixteen 96-pin DINs, data and control come in on one set of 36 pins and leave on a different set;
  • DVLMBP DVL memory backplane with eight 96-pin DINs, all signals bused;
  • DVLHB1 DVL headboard: accepts baseband NTSC or SVHS or component video and converts it to 4:4:4 D1 digital video: 720 x 480 displayed, 24 bits per pixel; can also be configured to support the square pixel variant (640 x 480) of D1 video;
  • DVLHB2 DVL headboard: accepts baseband NTSC or SVHS or component video and converts it to 4:4:4 D1 digital video: in the square pixel variant of D1 video - 640x480 displayed, 24 bits per pixel;
  • DVLCSC1 DVL color-space converter, converts the luminance, B-Y, R-Y (YUV) of D1 video to red, green, blue (RGB);
  • DVLCSC2 DVL color-space converter, converts RGB to the intensity-hue-saturation (IHS) color space;
  • DVLCSC3 DVL color-space converter, converts IHS to RGB;
  • DVLTB1 DVL tailboard: converts RGB digital to RGB analog suitable for display on an RGB analog monitor;
  • DVLTB2 DVL tailboard: converts RGB or YUV digital to YUV / NTSC / component video, suitable for taping with a VHS or SVHS VCR;
  • DVLILC DVL interlace converter, converts either 2-to-1 interlace to non-interlace or non-interlace to 2-to-1 interlace, can also: freeze frame, slow scan, and frame grab; operates only on the 8-bit GYI {green or Y or intensity) channel;
  • DVLILC2 DVL interlace converter, same as above but acts on all three channels;
  • DVLDelR DVL row buffer based channel delay equalization, equalizes the delay among the three channels, can equalize any difference between the channels from 1 pixel to four rows; (delays can be caused by different processing on different channels);
  • DVLDelP DVL pixel buffer based channel delay equalization, as above but the delays are 1 to 16 pixels;
  • DVLBusB DVL bus-bridge, allows two DVLBPs to be paralleled from a single headboard;
  • DVLxBP Allows operations across two backplanes, e.g., the output of the GYI channel on one DVL backplane can be a function of its input from the GYI channels on both backplanes; useful for time differencing etc.
  • ConV5x5 Performs a 5x5 convolution on the GYI channel (this is a one BOP module - one billion operations per second);
  • 2D_ZCD A daughter board for the ConV5x5 board that does real-time edge and line extraction, 2-D zero crossing detection, and contouring on the GYI channel;
  • DeCompsr Image Decomposer: uses output of 2D_ZCD to differentiate (count/color) objects in a scene;
  • TimBuf Provides a four frame delay (133 ms) for all three channels;
  • ClrLut Provides color correction and cross color effects, works most effectively in the IHS color space;
  • LinWrp A DVL super module composed of the following two modules:
    • LWCntrl provides the warping addresses to the ping-pong frame buffer and performs the interpolation function on the data from the frame buffer;
    • LWBuffr each frame buffer holds one quadrant of both frames, i.e., four LWBuffrs are needed per ping-pong frame buffer;

  • ZoomBox A LinWrp super module plus: two DVLMBPs, a DVLBP, a headboard, and several tailboards. and a ViCodec module

    Digital Video Lab product lines (current and planned):
  • DVLep: engineering proto;
  • DVLvp/es: video production / embedded systems;
  • DVLvphi: video production with hot insertion;

email: e.clever.1@gmail.com
phone#: 609-796-4135